B. Ramakrishna Rau: search on Z-Library

The world's largest scientific articles store. 70,000,000+ articles for free.

Don't use scam websites

1

Instruction-level parallel processing: History, overview, and perspective

B. Ramakrishna Rau, Joseph A. Fisher

Journal:

The Journal of Supercomputing

Year:

1993

Language:

english

File:

PDF, 3.02 MB

english, 1993

2

Machine-Description Driven Compilers for EPIC and VLIW Processors

B. Ramakrishna Rau, Vinod Kathail, Shail Aditya

Journal:

Design Automation for Embedded Systems

Year:

1999

Language:

english

File:

PDF, 949 KB

english, 1999

3

[ACM MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture - San Jose, CA, USA (30 Nov.-2 Dec. 1994)] Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture - Iterative module scheduling: an algorithm for software pipelining loops

Ramakrishna Rau, B.

Year:

1994

Language:

english

File:

PDF, 1.39 MB

english, 1994

4

[IEEE Comput. Soc 14th International Parallel and Distributed Processing Symposium. IPDPS 2000 - Cancun, Mexico (1-5 May 2000)] Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000 - A constructive solution to the juggling problem in processor array synthesis

Darte, A., Schreiber, R., Ramakrishna Rau, B., Vivien, F.

Year:

2000

Language:

english

File:

PDF, 292 KB

english, 2000

5

Vanadate-stimulated NADH oxidation in microsomes

Meera Rau, Milind S. Patole, S. Vijaya, C. K. Ramakrishna Kurup, T. Ramasarmal

Journal:

Molecular and Cellular Biochemistry

Year:

1987

Language:

english

File:

PDF, 660 KB

english, 1987

6

Region-based compilation: Introduction, motivation, and initial experience

Richard E. Hank, Wen-mei W. Hwu, B. Ramakrishna Rau

Journal:

International Journal of Parallel Programming

Year:

1997

Language:

english

File:

PDF, 2.49 MB

english, 1997

7

PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators

Robert Schreiber, Shail Aditya, Scott Mahlke, Vinod Kathail, B. Ramakrishna Rau, Darren Cronquist, Mukund Sivaraman

Journal:

Journal of Signal Processing Systems

Year:

2002

Language:

english

File:

PDF, 396 KB

english, 2002

8

Optimization of Machine Descriptions for Efficient Use

John C. Gyllenhaal, Wen-Mei W. Hwu, B. Ramakrishna Rau

Journal:

International Journal of Parallel Programming

Year:

1998

Language:

english

File:

PDF, 306 KB

english, 1998

9

Embedded computer architecture and automation

Ramakrishna Rau, B., Schlansker, M.S.

Journal:

Year:

2001

Language:

english

File:

PDF, 377 KB

english, 2001

10

PICO: automatically designing custom computers

Kathail, V., Aditya, S., Schreiber, R., Ramakrishna Rau, B., Cronquist, D.C., Sivaraman, M.

Journal:

Year:

2002

Language:

english

File:

PDF, 588 KB

english, 2002

11

[IEEE Comput. Soc ISSS 99: 12th International Symposium on System Synthesis - San Jose, CA, USA (10-12 Nov. 1999)] Proceedings 12th International Symposium on System Synthesis - Automatic architectural synthesis of VLIW and EPIC processors

Aditya, S., Ramakrishna Rau, B., Kathail, V.

Year:

1999

Language:

english

File:

PDF, 163 KB

english, 1999

12

[IEEE Comput. Soc 2000 International Conference on Application-Specific Systems, Architectures, and Processors - Boston, MA, USA (10-12 July 2000)] Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors - High-level synthesis of nonprogrammable hardware accelerators

Schreiber, R., Aditya, S., Ramakrishna Rau, B., Kathail, V., Mahlke, S., Abraham, S., Snider, G.

Year:

2000

Language:

english

File:

PDF, 232 KB

english, 2000

13

[ACM Press the fifth international conference - Boston, Massachusetts, United States (1992.10.12-1992.10.15)] Proceedings of the fifth international conference on Architectural support for programming languages and operating systems - ASPLOS-V - Sentinel scheduling for VLIW and superscalar processors

Mahlke, Scott A., Chen, William Y., Hwu, Wen-mei W., Rau, B. Ramakrishna, Schlansker, Michael S.

Year:

1992

Language:

english

File:

PDF, 1.16 MB

english, 1992

14

[ACM Press the ACM SIGPLAN 1993 conference - Albuquerque, New Mexico, United States (1993.06.21-1993.06.25)] Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation - PLDI '93 - Reverse If-Conversion

Warter, Nancy J., Mahlke, Scott A., Hwu, Wen-Mei W., Rau, B. Ramakrishna

Year:

1993

Language:

english

File:

PDF, 1.06 MB

english, 1993

15

[ACM Press the 18th annual international symposium - Toronto, Ontario, Canada (1991.05.27-1991.05.30)] Proceedings of the 18th annual international symposium on Computer architecture - ISCA '91 - Pseudo-randomly interleaved memory

Rau, B. Ramakrishna

Year:

1991

Language:

english

File:

PDF, 1.13 MB

english, 1991

16

[ACM Press the 27th annual international symposium - San Jose, California, United States (1994.11.30-1994.12.02)] Proceedings of the 27th annual international symposium on Microarchitecture - MICRO 27 - Iterative modulo scheduling

Rau, B. Ramakrishna

Year:

1994

Language:

english

File:

PDF, 1.42 MB

english, 1994

17

[ACM Press the 4th annual symposium - Not Known (1977.03.23-1977.03.25)] Proceedings of the 4th annual symposium on Computer architecture - ISCA '77 - The effect of instruction fetch strategies upon the performance of pipelined instruction units

Rau, Ramakrishna B., Rossmann, George E.

Year:

1977

Language:

english

File:

PDF, 549 KB

english, 1977

18

Sentinel scheduling for VLIW and superscalar processors

Mahlke, Scott A., Chen, William Y., Hwu, Wen-mei W., Rau, B. Ramakrishna, Schlansker, Michael S.

Journal:

ACM SIGPLAN Notices

Year:

1992

Language:

english

File:

PDF, 1.16 MB

english, 1992

19

Constructing and exploiting linear schedules with prescribed parallelism

Darte, Alain, Schreiber, Robert, Rau, B. Ramakrishna, Vivien, Frédéric

Journal:

ACM Transactions on Design Automation of Electronic Systems

Year:

2002

Language:

english

File:

PDF, 155 KB

english, 2002

20

[ACM Press the international conference - San Jose, California, United States (2000.11.17-2000.11.19)] Proceedings of the international conference on Compilers, architectures, and synthesis for embedded systems - CASES '00 - The era of embedded computing

Rau, B. Ramakrishna

Year:

2000

Language:

english

File:

PDF, 70 KB

english, 2000

21

Code size minimization and retargetable assembly for custom EPIC and VLIW instruction formats

Aditya, Shail, Mahlke, Scott A., Rau, B. Ramakrishna

Journal:

ACM Transactions on Design Automation of Electronic Systems

Year:

2000

Language:

english

File:

PDF, 555 KB

english, 2000

22

[ACM Press The proceedings of the thirteenth design automation conference - San Francisco, California, United States (1976.06.28-1976.06.30)] The proceedings of the thirteenth design automation conference on Design automation - DAC '76, NO. 13 - A new philosophy for interconnection on multilayer boards

Rau, B. Ramakrishna

Year:

1976

Language:

english

File:

PDF, 634 KB

english, 1976

23

Sentinel scheduling: a model for compiler-controlled speculative execution

Mahlke, Scott A., Chen, William Y., Bringmann, Roger A., Hank, Richard E., Hwu, Wen-Mei W., Rau, B. Ramakrishna, Schlansker, Michael S.

Journal:

ACM Transactions on Computer Systems

Year:

1993

Language:

english

File:

PDF, 2.16 MB

english, 1993

24

Levels of representation of programs and the architecture of universal host machines

Rau, B. Ramakrishna

Journal:

ACM SIGMICRO Newsletter

Year:

1978

Language:

english

File:

PDF, 1.06 MB

english, 1978

25

Reverse If-Conversion

Warter, Nancy J., Mahlke, Scott A., Hwu, Wen-Mei W., Rau, B. Ramakrishna

Journal:

ACM SIGPLAN Notices

Year:

1993

Language:

english

File:

PDF, 1.06 MB

english, 1993

26

Pseudo-randomly interleaved memory

Rau, B. Ramakrishna

Journal:

ACM SIGARCH Computer Architecture News

Year:

1991

Language:

english

File:

PDF, 1.13 MB

english, 1991

27

The effect of instruction fetch strategies upon the performance of pipelined instruction units

Rau, Ramakrishna B., Rossmann, George E.

Journal:

ACM SIGARCH Computer Architecture News

Year:

1977

Language:

english

File:

PDF, 549 KB

english, 1977

28

Iterative Modulo Scheduling

B. Ramakrishna Rau

Journal:

International Journal of Parallel Programming

Year:

1996

Language:

english

File:

PDF, 7.68 MB

english, 1996

29

Code generation schema for modulo scheduled loops

Rau, B. Ramakrishna, Schlansker, Michael S., Tirumalai, P. P.

Journal:

ACM SIGMICRO Newsletter

Year:

1992

Language:

english

File:

PDF, 1.42 MB

english, 1992